Cadence Unveils ChipStack AI Super Agent to Transform Silicon Design

Cadence

Cadence has introduced the ChipStack™ AI Super Agent, the world’s first agentic AI workflow for automating front-end silicon design and verification, delivering up to 10X productivity gains across design coding, testbench creation, test planning, regression orchestration, debugging and automated fixes. “ “ChipStack represents a major leap in our design-for-AI and AI-for-design strategy, applying agentic AI directly to our customers’ front-end flows to tackle the growing complexity and scale of modern chips,” said Anirudh Devgan, president and CEO, Cadence. “By leveraging intelligent agents that autonomously call our underlying tools, we are enabling dramatic productivity gains for our customers in critical design and verification tasks while freeing scarce engineering talent to focus on innovation.” Built on Cadence’s Intelligent System Design™ approach, the solution orchestrates multiple virtual engineers powered by proven Cadence EDA tools and AI platforms, including Verisium™, Cerebrus® and JedAI, and supports both cloud and on-premises frontier models such as NVIDIA Nemotron and OpenAI GPT.

Also Read: Submer Acquires Radian Arc for Full-Stack AI Infrastructure

Addressing an industry-wide engineering talent shortage, “Our ChipStack AI Super Agent is a game changer for design and verification productivity, and deployments are ramping fast,” said Paul Cunningham, vice president and general manager of Research and Development, Cadence. Early deployments with companies including Altera, NVIDIA, Qualcomm and Tenstorrent show strong results, with Altera reporting. “Our collaboration with Cadence, including innovations like the ChipStack AI Super Agent, demonstrates how combining intelligent reasoning capabilities such as Mental Models and automated formal test plan generation with NVIDIA accelerated computing can unlock new levels of productivity and efficiency for chip designers.”

Read More: Cadence Unleashes ChipStack AI Super Agent, Pioneering a New Frontier in Chip Design and Verification